Using block rom to store image values in fpga





.everyoneloves__top-leaderboard:empty,.everyoneloves__mid-leaderboard:empty,.everyoneloves__bot-mid-leaderboard:empty{ height:90px;width:728px;box-sizing:border-box;
}







0















I want to get image values and then process this image with my fpga board. But I couldn't import the values of image. I searched block rom usage about it but couldn't find any tutorial or something. How can I import image values? Board is Zynq-7000/verilog/xilinx. Thanks.










share|improve this question























  • The size of the image (in bytes, not in height width) is important. You might have a look at a Xilinx application about initializing memory blocks. I tested image processing by uploading (big) images to the Zync DDR memory. (But I am off to bed now).

    – Oldfart
    Jan 3 at 23:41











  • 50x50, small size

    – user71
    Jan 4 at 5:40


















0















I want to get image values and then process this image with my fpga board. But I couldn't import the values of image. I searched block rom usage about it but couldn't find any tutorial or something. How can I import image values? Board is Zynq-7000/verilog/xilinx. Thanks.










share|improve this question























  • The size of the image (in bytes, not in height width) is important. You might have a look at a Xilinx application about initializing memory blocks. I tested image processing by uploading (big) images to the Zync DDR memory. (But I am off to bed now).

    – Oldfart
    Jan 3 at 23:41











  • 50x50, small size

    – user71
    Jan 4 at 5:40














0












0








0








I want to get image values and then process this image with my fpga board. But I couldn't import the values of image. I searched block rom usage about it but couldn't find any tutorial or something. How can I import image values? Board is Zynq-7000/verilog/xilinx. Thanks.










share|improve this question














I want to get image values and then process this image with my fpga board. But I couldn't import the values of image. I searched block rom usage about it but couldn't find any tutorial or something. How can I import image values? Board is Zynq-7000/verilog/xilinx. Thanks.







verilog fpga xilinx






share|improve this question













share|improve this question











share|improve this question




share|improve this question










asked Jan 3 at 22:26









user71user71

13




13













  • The size of the image (in bytes, not in height width) is important. You might have a look at a Xilinx application about initializing memory blocks. I tested image processing by uploading (big) images to the Zync DDR memory. (But I am off to bed now).

    – Oldfart
    Jan 3 at 23:41











  • 50x50, small size

    – user71
    Jan 4 at 5:40



















  • The size of the image (in bytes, not in height width) is important. You might have a look at a Xilinx application about initializing memory blocks. I tested image processing by uploading (big) images to the Zync DDR memory. (But I am off to bed now).

    – Oldfart
    Jan 3 at 23:41











  • 50x50, small size

    – user71
    Jan 4 at 5:40

















The size of the image (in bytes, not in height width) is important. You might have a look at a Xilinx application about initializing memory blocks. I tested image processing by uploading (big) images to the Zync DDR memory. (But I am off to bed now).

– Oldfart
Jan 3 at 23:41





The size of the image (in bytes, not in height width) is important. You might have a look at a Xilinx application about initializing memory blocks. I tested image processing by uploading (big) images to the Zync DDR memory. (But I am off to bed now).

– Oldfart
Jan 3 at 23:41













50x50, small size

– user71
Jan 4 at 5:40





50x50, small size

– user71
Jan 4 at 5:40












1 Answer
1






active

oldest

votes


















0














You'll need to dump raw bytes from the image, in whatever way you will find convenient, and use some third-party tools (like this one) to create COE file that you will use with the core generator for memory initialization.



It seems Xilinx tools doesn't support COE file creation on its own, even from existing binary data.






share|improve this answer
























    Your Answer






    StackExchange.ifUsing("editor", function () {
    StackExchange.using("externalEditor", function () {
    StackExchange.using("snippets", function () {
    StackExchange.snippets.init();
    });
    });
    }, "code-snippets");

    StackExchange.ready(function() {
    var channelOptions = {
    tags: "".split(" "),
    id: "1"
    };
    initTagRenderer("".split(" "), "".split(" "), channelOptions);

    StackExchange.using("externalEditor", function() {
    // Have to fire editor after snippets, if snippets enabled
    if (StackExchange.settings.snippets.snippetsEnabled) {
    StackExchange.using("snippets", function() {
    createEditor();
    });
    }
    else {
    createEditor();
    }
    });

    function createEditor() {
    StackExchange.prepareEditor({
    heartbeatType: 'answer',
    autoActivateHeartbeat: false,
    convertImagesToLinks: true,
    noModals: true,
    showLowRepImageUploadWarning: true,
    reputationToPostImages: 10,
    bindNavPrevention: true,
    postfix: "",
    imageUploader: {
    brandingHtml: "Powered by u003ca class="icon-imgur-white" href="https://imgur.com/"u003eu003c/au003e",
    contentPolicyHtml: "User contributions licensed under u003ca href="https://creativecommons.org/licenses/by-sa/3.0/"u003ecc by-sa 3.0 with attribution requiredu003c/au003e u003ca href="https://stackoverflow.com/legal/content-policy"u003e(content policy)u003c/au003e",
    allowUrls: true
    },
    onDemand: true,
    discardSelector: ".discard-answer"
    ,immediatelyShowMarkdownHelp:true
    });


    }
    });














    draft saved

    draft discarded


















    StackExchange.ready(
    function () {
    StackExchange.openid.initPostLogin('.new-post-login', 'https%3a%2f%2fstackoverflow.com%2fquestions%2f54030660%2fusing-block-rom-to-store-image-values-in-fpga%23new-answer', 'question_page');
    }
    );

    Post as a guest















    Required, but never shown

























    1 Answer
    1






    active

    oldest

    votes








    1 Answer
    1






    active

    oldest

    votes









    active

    oldest

    votes






    active

    oldest

    votes









    0














    You'll need to dump raw bytes from the image, in whatever way you will find convenient, and use some third-party tools (like this one) to create COE file that you will use with the core generator for memory initialization.



    It seems Xilinx tools doesn't support COE file creation on its own, even from existing binary data.






    share|improve this answer




























      0














      You'll need to dump raw bytes from the image, in whatever way you will find convenient, and use some third-party tools (like this one) to create COE file that you will use with the core generator for memory initialization.



      It seems Xilinx tools doesn't support COE file creation on its own, even from existing binary data.






      share|improve this answer


























        0












        0








        0







        You'll need to dump raw bytes from the image, in whatever way you will find convenient, and use some third-party tools (like this one) to create COE file that you will use with the core generator for memory initialization.



        It seems Xilinx tools doesn't support COE file creation on its own, even from existing binary data.






        share|improve this answer













        You'll need to dump raw bytes from the image, in whatever way you will find convenient, and use some third-party tools (like this one) to create COE file that you will use with the core generator for memory initialization.



        It seems Xilinx tools doesn't support COE file creation on its own, even from existing binary data.







        share|improve this answer












        share|improve this answer



        share|improve this answer










        answered Jan 4 at 8:53









        VladVlad

        3,8921613




        3,8921613
































            draft saved

            draft discarded




















































            Thanks for contributing an answer to Stack Overflow!


            • Please be sure to answer the question. Provide details and share your research!

            But avoid



            • Asking for help, clarification, or responding to other answers.

            • Making statements based on opinion; back them up with references or personal experience.


            To learn more, see our tips on writing great answers.




            draft saved


            draft discarded














            StackExchange.ready(
            function () {
            StackExchange.openid.initPostLogin('.new-post-login', 'https%3a%2f%2fstackoverflow.com%2fquestions%2f54030660%2fusing-block-rom-to-store-image-values-in-fpga%23new-answer', 'question_page');
            }
            );

            Post as a guest















            Required, but never shown





















































            Required, but never shown














            Required, but never shown












            Required, but never shown







            Required, but never shown

































            Required, but never shown














            Required, but never shown












            Required, but never shown







            Required, but never shown







            Popular posts from this blog

            Monofisismo

            Angular Downloading a file using contenturl with Basic Authentication

            Olmecas